This website has a privacy policy to protect your personal information. Please click "I agree" to indicate your consent to this website's privacy policy. For more information, please click here.

Taiwan Semiconductor Research Institute

  • 繁體中文
  • A-
  • A
  • A+
搜尋
  • About Us
    • Mission and Vision
      Milestones
      Director General
      Deputy Director General
      Former Director Generals
      Location
  • Member
    • Services Overview
      Member Registration
      Member Profile
      • Edit Profile
      • Change Password
      • Forgot Password
      • Forgot Account
      FAQ
      Customer Consulting System
      Billing System
  • Chip Implementation
    • Chip Implementation
      • Service Descriptions
      • Tape-out Schedule
      • Tape-out Guidelines
      • Tape-out Application
      • Test Report
      • Total Credit
      • FAQ
      • Tape-out Approval
      • Full-price Packaging/Back-end Dicing
      • Contact
      • Price List
      Process/Silicon Intellectual Property(SIP)
      • Process/SIP Introduction
      • Process/SIP Application
      • Legal Literacy Advocacy Test
      • Technical Data Download
      • Service Lab
      PCB/IPD/Flip Chip Implementation
      • PCB Process/Schedule/Contact
      • PCB Software/Technical Data
      • PCB Price List
      • PCB Fabricaiton Application
      • PCB Post-application Operation
      • IPD Process Fabrication
      • Full-price Flip-chip Assembly Fabrication
      Others
      • Design File Export
  • Fabrication
    • Equipment List (Hsinchu)
      Equipment List (Tainan)
      Price List
      User Self-service
      OEM Service
      Contact
  • Measurement
    • Measurement Booking
      • Booking System
      • Price List
      • User Self-service
      • FAQ
      • Contact
      Materials Analysis
      • Materials Analysis Services
      • Integrated Materials Analysis Services
      • TAF 17025 Testing Laboratory
      • Equipment List
      • Price List
      • Advanced Consultation
  • Training
    • Introduction
      List of Courses
      Chip Design Course Registration
      Manufacturing Course Registration
      Occupational Safety Training
  • Technology Promotion
    • Advanced Fabrication Technologies
      Chip Design Innovation
      Patents
      Technology Transfer
      Advanced Talent Cultivation Project
      Industry-academia Collaboration Project
      Special Interest Groups
  • Collaboration
    • Promotion Strategies
  • Information
    • Headlines
      Activities
      News
      Public Opinion
      Venue Rental
      Equipment Status
      Guided Tours
      Recruitment
      Tender Notice
      Payment Inquiry
  • Search
  • 繁體中文
  • Sitemap
About Us
  • Mission and Vision
  • Milestones
  • Director General
  • Deputy Director General
  • Former Director Generals
  • Location
Home About Us Deputy Director General
Print(Open New Window) facebook(Open New Window)

Deputy Director General

 

Da-Chiang Chang

Deputy Director General

Education
Bachelor’s Degree, Department of Electrical Engineering, National Tsing Hua University
Master’s Degree, Department of Electrical Engineering, National Tsing Hua University
Ph.D., Department of Electronic Engineering, National Taiwan University of Science and Technology

Experience
Division Director, Taiwan Semiconductor Research Institute, National Institutes of Applied Research
Research Fellow, Taiwan Semiconductor Research Institute, National Institutes of Applied Research
Adjunct Professor, Department of Engineering and System Science, National Tsing Hua University

Research and Technical Expertise
Electromagnetics and Transmission Line Design
Signal and Power Integrity Design
Mixed-Signal System-on-Chip Design and Integration
 
 

Kun-Lin Lin

Deputy Director General

Education
Ph.D. in Materials Science and Engineering, National Chiao Tung University (NCTU), Taiwan
M.S. in Materials Science and Engineering, National Chiao Tung University (NCTU), Taiwan
B.S. in Aerospace Engineering, Tamkang University, Taiwan

Experience
Researcher and Head of the Materials Analysis Division, Taiwan Semiconductor Research Institute (TSRI), National Institutes of Applied Research (NIAR)
Associate Researcher and Head of the Testing and Analysis Division, National Nano Device Laboratories, NIAR
Senior TEM Engineer, Physical Failure Analysis Department, Inotera Memories Inc.
Postdoctoral Fellow, Department of Mechanical Engineering, National Taiwan University of Science and Technology
Postdoctoral Fellow, Department of Materials Science and Engineering, National Chiao Tung University

Research and Technical Expertise
Materials characterization
Identification of interfacial reaction phases
Doping properties in semiconductor materials
Advanced Transmission Electron Microscopy (TEM) analysis
 
 

Hann-Huei Tsai

Deputy Director General

Education
M.S. in EE, National Cheng Kung University
B.S. in EE, National Cheng Kung University

Experience
Division Director, Taiwan Semiconductor Research Institute
Professor-level adjunct expert, Academy of Innovative Semiconductor and Sustainable Manufacturing, NCKU.
Member of the Board of Supervisors , NMA
Section manager, TSMC

Research and Technical Expertise
Process integration
Smart sensing heterogeneous integration system
Advanced package
 

  • NIAR
  • Facebook
  • YouTube
  • Customer Consulting System
  • Privacy and Security Policy



Customer Service:tsri-cs@niar.org.tw ext:7610
  • Hsinchu Base
    No.26, Prosperity Road I, Hsinchu Science Park, Hsinchu 300091, Taiwan, R.O.C.
    TEL. +886-3-5773693FAX. +886-3-5713403
  • Tainan Base
    No.25, Xiaodong Road, Tainan City 704017, Taiwan, R.O.C.
    TEL. +886-6-2090160FAX. +886-6-2086669
  • NCKU Chimei Office
    7F, Chimei Building, Tzu-Chiang Campus, No.1, University Road, Tainan City 701401, Taiwan, R.O.C.
    TEL. +886-6-2087971FAX. +886-6-2089122
Copyright © 2025 Taiwan Semiconductor Research Institute, NIAR. All rights reserved. Facebook YouTube