This website has a privacy policy to protect your personal information. Please click "I agree" to indicate your consent to this website's privacy policy. For more information, please click here.

Taiwan Semiconductor Research Institute

  • 繁體中文
  • A-
  • A
  • A+
搜尋
  • About Us
    • Mission and Vision
      Milestones
      Director General
      Deputy Director General
      Former Director Generals
      Location
  • Member
    • Services Overview
      Member Registration
      Member Profile
      • Edit Profile
      • Change Password
      • Forgot Password
      • Forgot Account
      FAQ
      Customer Consulting System
      Billing System
  • Chip Implementation
    • Chip Implementation
      • Service Descriptions
      • Tape-out Schedule
      • Tape-out Guidelines
      • Tape-out Application
      • Test Report
      • Total Credit
      • FAQ
      • Tape-out Approval
      • Full-price Packaging/Back-end Dicing
      • Contact
      • Price List
      Process/Silicon Intellectual Property(SIP)
      • Process/SIP Introduction
      • Process/SIP Application
      • Legal Literacy Advocacy Test
      • Technical Data Download
      • Service Lab
      PCB/IPD/Flip Chip Implementation
      • PCB Process/Schedule/Contact
      • PCB Software/Technical Data
      • PCB Price List
      • PCB Fabricaiton Application
      • PCB Post-application Operation
      • IPD Process Fabrication
      • Full-price Flip-chip Assembly Fabrication
      Others
      • Design File Export
  • Fabrication
    • Equipment List (Hsinchu)
      Equipment List (Tainan)
      Price List
      User Self-service
      OEM Service
      Contact
  • Measurement
    • Measurement Booking
      • Booking System
      • Price List
      • User Self-service
      • FAQ
      • Contact
      Materials Analysis
      • Materials Analysis Services
      • Integrated Materials Analysis Services
      • TAF 17025 Testing Laboratory
      • Equipment List
      • Price List
      • Advanced Consultation
  • Training
    • Introduction
      List of Courses
      Chip Design Course Registration
      Manufacturing Course Registration
      Occupational Safety Training
  • Technology Promotion
    • Advanced Fabrication Technologies
      Chip Design Innovation
      Patents
      Technology Transfer
      Advanced Talent Cultivation Project
      Industry-academia Collaboration Project
      Special Interest Groups
  • Collaboration
    • Promotion Strategies
  • Information
    • Headlines
      Activities
      News
      Public Opinion
      Venue Rental
      Equipment Status
      Guided Tours
      Recruitment
      Tender Notice
      Payment Inquiry
  • Search
  • 繁體中文
  • Sitemap
Technology Promotion
  • Advanced Fabrication Technologies
  • Chip Design Innovation
  • Patents
  • Technology Transfer
  • Advanced Talent Cultivation Project
  • Industry-academia Collaboration Project
  • Special Interest Groups
Home Technology PromotionAdvanced Talent Cultivation Project
Print(Open New Window) facebook(Open New Window)

Joint Developed Project

Notice:Application deadline for the 2027 Joint Developed Project is 24:00, September 30, 2026 (Wednesday). Late submissions will not be accepted.



2027 Advanced Talent Cultivation Program (Joint Developed Project, JDP)
 
I. Program Objective

Promoted by the Taiwan Semiconductor Research Institute (hereinafter referred to as TSRI) under the National Institutes of Applied Research (NIAR), this program aims to assist domestic professor research teams in developing advanced nano-device technologies. It seeks to add value to academic research outcomes and cultivate mid-to-high-level research talents at the master’s and doctoral levels, thereby maintaining the competitive advantage of Taiwan's high-tech industry.
 
II. Application Method

The application period is from August 1, 2026, to September 30, 2026. Applicants must submit their project proposals via email to the designated contact window. Late submissions will not be accepted.

III.Program Regulations

(A) Eligibility

Standard Track: Research groups led by professors from public and private universities in Taiwan.
Fast-Track (Rolling Review): Full-time faculty or research personnel holding a domestic teaching/research position who obtained their Ph.D. within the last 5 years.

(B) Application Materials

Project Proposal: Must be written in A4 size, portrait orientation with horizontal text, 14-point font, and limited to a maximum of 2 pages.

(C) Evaluation Criteria

Content of the Project Proposal: Compatibility with and availability of TSRI’s instruments and equipment (20%).
Team’s Performance in the TSRI Performance System Over the Past Three Years:
(1) Number of completed Master's and Ph.D. dissertations (40%).
(2) Number of published papers and granted patents (40%).

(D) Funding and Support Items

Deduction/subsidization of usage fees for TSRI instruments and equipment.
Free participation for up to 2 students in the Semiconductor Process Technology Training Course (SM01) and the Semiconductor Process Equipment Internship Course (SM01-1).

(E) Application Cycle

Reviewed on an annual basis (once a year).

(F) Project Timeline

Application Submission: August 1, 2026 – September 30, 2026
Approval Notification: December 1, 2026
Execution Period: January 1, 2027 – December 31, 2027
Quota/Utilization Statistics: From July 1, 2027
Expansion Application: July 1, 2027 – August 31, 2027
Closure Notice: December 10, 2027
Project Closure: December 31, 2027

(G) Quota Adjustment and Reallocation Mechanism

To enhance the utilization efficiency of TSRI instruments and equipment by academic research teams and optimize overall resource allocation, a mechanism for reviewing, adjusting, and reallocating approved quotas has been established.

Quota Statistics and Adjustment: On July 1, 2027, the utilization rate of the approved quota for each project will be calculated. For project teams with a utilization rate of 50% or below, 50% of their unused quota will be released and reallocated centrally by TSRI.

Quota Expansion: Project teams with a utilization rate of 50% (inclusive) or higher may apply for a quota expansion between July 1, 2027, and September 1, 2027. The expanded amount is capped at 20% of the originally approved quota.

Review Criteria for Expansion Applications:
(1) The team’s annual approved budget utilization rate must be greater than 50%.
(2) The team’s reporting status and overall performance in the TSRI Performance Reporting System.
(3) Number of papers published in SNDCT (at least two papers).

Expansion Limitations: The total annual approved amount for instrument fee deductions is subject to overall resource volume control to ensure general service quality. If all projects in the current year meet the aforementioned expansion criteria, resulting in no reallocable resources, expansion applications may not be accepted.

(H) Incentive Measures

In alignment with the Taiwan Chip-based Innovation Program (IC Taiwan Grand Challenge) to promote semiconductor infrastructure development and talent cultivation, new research teams are encouraged to enter the semiconductor field. Teams that have not applied for process technology services at TSRI within the past three years may be granted an instrument usage quota of NT$1,000,000 for the current year.

In accordance with the purpose of the TSRI SIG (Special Interest Group) to encourage domestic academic research teams to establish partnerships with international teams, domestic professors may simultaneously apply for a SIG add-on subsidy when applying for the TSRI Joint Developed Project (JDP). Professors applying for the SIG add-on subsidy must first join the TSRI SIG and complete the signing of a tripartite cooperation agreement with an international member who has already joined the TSRI SIG, pursuant to the contractual documents stipulated by the participating TSRI SIG. The approved instrument usage fee for the SIG add-on subsidy shall not exceed the approved subsidy fee of its corresponding JDP project.

SIG Application Website: https://www.tsri.org.tw/tw/commonPage.jsp?kindId=G0001

(I) Project Closure Process

Closure Notice: Sent by the system on December 10, 2027. Project teams must complete their performance reporting, review the expected completion timelines of outstanding process outsourcing orders, and evaluate/arrange re-application for the following year for any orders that cannot be completed within the current year.

Annual Project Shutdown Mechanism: The application function for process outsourcing for the current year will be disabled at 24:00 on December 31, 2027, and all incomplete process service requests will be terminated simultaneously.

Bridge Mechanism for Incomplete Annual Process Outsourcing Orders:
(1) Pre-planning: Starting from December 20, 2027, project teams may pre-plan for cases expected to be uncompleted within the current year, and submit new outsourcing applications under the approved project for the new year or a project designated by the Principal Investigator (PI).
(2) Closure Termination and Follow-up: Any process outsourcing orders that remain incomplete when the system shuts down at 24:00 on December 31, 2027, shall be terminated and cannot be extended under the original project. If execution is still required, a new outsourcing application must be submitted through the MES system under the newly approved project or the project designated by the PI.

IV. Project Obligations and Participation Requirements

(A)Log into the reporting system designated by TSRI to report online research outcomes, including paper publications, talent cultivation, patents, technology transfers, and other awards.

(B)Published papers must include an acknowledgment thanking the Taiwan Semiconductor Research Institute (TSRI) of the National Institutes of Applied Research (NIAR).

(C)Intellectual property (patents, technology transfers) generated from bilateral cooperation shall be handled in accordance with the relevant regulations of the National Science and Technology Council (NSTC) and the National Institutes of Applied Research (NIAR).

Download Forms
  • Appendix 1: TSRI Nanotechnology Industry Joint Developed Project Pre-proposal
  • Appendix 2: Nanotechnology Industrial Advanced Talent Development Program Workflow
Contact
Ms. Hsieh; phone: +886-3-5773693 ext. 7724
Email:plhsieh@niar.org.tw
 
  • NIAR
  • Facebook
  • YouTube
  • Customer Consulting System
  • Privacy and Security Policy



Customer Service:tsri-cs@niar.org.tw ext:7610
  • Hsinchu Base
    No.26, Prosperity Road I, Hsinchu Science Park, Hsinchu 300091, Taiwan, R.O.C.
    TEL. +886-3-5773693FAX. +886-3-5713403
  • Tainan Base
    No.25, Xiaodong Road, Tainan City 704017, Taiwan, R.O.C.
    TEL. +886-6-2090160FAX. +886-6-2086669
  • NCKU Chimei Office
    7F, Chimei Building, Tzu-Chiang Campus, No.1, University Road, Tainan City 701401, Taiwan, R.O.C.
    TEL. +886-6-2087971FAX. +886-6-2089122
Copyright © 2025 Taiwan Semiconductor Research Institute, NIAR. All rights reserved. Facebook YouTube