This website has a privacy policy to protect your personal information. Please click "I agree" to indicate your consent to this website's privacy policy. For more information, please click here.

Taiwan Semiconductor Research Institute

  • 繁體中文
  • A-
  • A
  • A+
搜尋
  • About Us
    • Mission and Vision
      Milestones
      Director General
      Deputy Director General
      Former Director Generals
      Location
  • Member
    • Services Overview
      Member Registration
      Member Profile
      • Edit Profile
      • Change Password
      • Forgot Password
      • Forgot Account
      FAQ
      Customer Consulting System
      Billing System
  • Chip Implementation
    • Chip Implementation
      • Service Descriptions
      • Tape-out Schedule
      • Tape-out Guidelines
      • Tape-out Application
      • Test Report
      • Total Credit
      • FAQ
      • Tape-out Approval
      • Full-price Packaging/Back-end Dicing
      • Contact
      • Price List
      Process/Silicon Intellectual Property(SIP)
      • Process/SIP Introduction
      • Process/SIP Application
      • Legal Literacy Advocacy Test
      • Technical Data Download
      • Service Lab
      PCB/IPD/Flip Chip Implementation
      • PCB Process/Schedule/Contact
      • PCB Software/Technical Data
      • PCB Price List
      • PCB Fabricaiton Application
      • PCB Post-application Operation
      • IPD Process Fabrication
      • Full-price Flip-chip Assembly Fabrication
      Others
      • Design File Export
  • Fabrication
    • Equipment List (Hsinchu)
      Equipment List (Tainan)
      Price List
      User Self-service
      OEM Service
      Contact
  • Measurement
    • Measurement Booking
      • Booking System
      • Price List
      • User Self-service
      • FAQ
      • Contact
      Materials Analysis
      • Materials Analysis Services
      • Integrated Materials Analysis Services
      • TAF 17025 Testing Laboratory
      • Equipment List
      • Price List
      • Advanced Consultation
  • Training
    • Introduction
      List of Courses
      Chip Design Course Registration
      Manufacturing Course Registration
      Occupational Safety Training
  • Technology Promotion
    • Advanced Fabrication Technologies
      Chip Design Innovation
      Patents
      Technology Transfer
      Advanced Talent Cultivation Project
      Industry-academia Collaboration Project
      Special Interest Groups
  • Collaboration
    • Promotion Strategies
  • Information
    • Headlines
      Activities
      News
      Public Opinion
      Venue Rental
      Equipment Status
      Guided Tours
      Recruitment
      Tender Notice
      Payment Inquiry
  • Search
  • 繁體中文
  • Sitemap
Chip Implementation
  • Chip Implementation
    • Service Descriptions
    • Tape-out Schedule
    • Tape-out Guidelines
    • Tape-out Application
    • Test Report
    • Total Credit
    • FAQ
    • Tape-out Approval
    • Full-price Packaging/Back-end Dicing
    • Contact
    • Price List
  • Process/Silicon Intellectual Property(SIP)
    • Process/SIP Introduction
    • Process/SIP Application
    • Legal Literacy Advocacy Test
    • Technical Data Download
    • Service Lab
  • PCB/IPD/Flip Chip Implementation
    • PCB Process/Schedule/Contact
    • PCB Software/Technical Data
    • PCB Price List
    • PCB Fabrication Application
    • PCB Post-application Operation
    • IPD Process Fabrication
    • Full-price Flip-chip Assembly Fabrication
  • Others
    • Design File Export
Home Chip ImplementationPCB/IPD/Flip Chip ImplementationPCB Fabricaiton Application
Print(Open New Window) facebook(Open New Window)

PCB Fabricaiton Application

1. Membership Qualification
Verify that the applicant is a "certified" member of TSRI.


2. PCB Fabrication Application


Guidance manual:PCB Fabrication - Application Operation Manual
PCB Application Web Link


3. PCB Identification Code Acquisition

Before step 4. File Upload.

Follow the steps below to acquire "PCB Identification Code" first, and then mark it to "Silkscreen Top layer".

(1) Fill in "PCB Fabrication Application Form" of "PCB Application System".
(2) Submit after filling out.
(3) Check the "PCB Identification Code" column of "PCB Fabrication Application Form".
(4) This "PCB Identification Code" is a serial number generated by system.
(5) Mark this "PCB Identification Code" to "Silkscreen Top layer".

Example: 4L_115E_A0001
Comment: Process Name_ Batch_serial number


4. File Upload
Upload the files in the following table, before 23:59 pm of Application Deadline .
No. Document Name File Download
1 PCB Design e-file Word Application Form (for application, must upload) Download
pdf Example (for Reference, do not upload) Download
2 PCB Fabrication Review Form Word Application Form (for application, must upload) Download
3 Gerber Files
(including Drill Files)
RS-274X FR4 2-Layer Board 11 files * -
FR4 4-Layer Board 13 files *
RO 2-Layer High Frequency Board 11 files *
RO-FR4 4-Layer Complex Board 13 files *

* Each layout layer:
  Output each layout layer by Gerber format, and upload each file separately.
  The acceptable Gerber files are generated ONLY by the following 3 softwares: PADS, Altium, and Allegro.

* Layer Naming and Numbering: Refer to the table below.

No. File Type File Format
(3 choose 1)
File Name
(keywords uppercase)
File Name Example
(PADS)
File Name Example
(Altium)
1 PCB Design e-file .doc .docx .docm *DGN* PCB_DGN.docx my_design_PCB_DGN.docx
2 PCB Fabrication Review Form .doc .docx .docm *MRF* PCB_MRF.docx my_design_PCB_MRF.docx
3 Top .pho .GTL .art *TOP* TOP.pho my_design_TOP.GTL
4 Inner1 .pho .G1 .art *IN1* IN1.pho my_design_IN1.G1
5 Inner2 .pho .G2 .art *IN2* IN2.pho my_design_IN2.G2
6 Bottom .pho .GBL .art *BOT* BOT.pho my_design_BOT.GBL
7 Drill .drl .TXT .drl *NCD* NCD.drl my_design_NCD.TXT
8 Solder_top .pho .GTS .art *SMT* SMT.pho my_design_SMT.GTS
9 Solder_bottom .pho .GBS .art *SMB* SMB.pho my_design_SMB.GBS
10 Silkscreen_top .pho .GTO .art *SST* SST.pho my_design_SST.GTO
11 Silkscreen_bottom .pho .GBO .art *SSB* SSB.pho my_design_SSB.GBO
12 Mechanical1 .pho .GM1 .art *ME* ME.pho my_design_ME.GM1
13 BoardOutline .pho .GKO .art *BO* BO.pho my_design_BO.GKO
14 DrillMap .pho .GD1 .art *DW* DW .pho my_design_DW .GD1
15 DRCReport .lst .html .zip * clear.lst my_design_DRC.html
16 Other .lst .TXT .zip * DFF.lst my_design_SLOT.TXT


5. Data Verification and Submission
Verification: Verify that all uploaded PCB Application Form, PCB Design -file, and Gerber files are correct.
Submission: After verification and before Application Deadline, click "Submit" Button on Application web, and complete the application.


6. Others
After the Application Deadline:  
    No further updates or additional submissions of application materials will be accepted, to avoid affecting the rights of all applicants.

The following application will not be accepted: 
    Incomplete application.
    The application which uses other member's account to apply.
    An application contains more than 1 design.


7. Fabrication Application Flow Chart
  • NIAR
  • Facebook
  • YouTube
  • Customer Consulting System
  • Privacy and Security Policy



Customer Service:tsri-cs@niar.org.tw ext:7610
  • Hsinchu Base
    No.26, Prosperity Road I, Hsinchu Science Park, Hsinchu 300091, Taiwan, R.O.C.
    TEL. +886-3-5773693FAX. +886-3-5713403
  • Tainan Base
    No.25, Xiaodong Road, Tainan City 704017, Taiwan, R.O.C.
    TEL. +886-6-2090160FAX. +886-6-2086669
  • NCKU Chimei Office
    7F, Chimei Building, Tzu-Chiang Campus, No.1, University Road, Tainan City 701401, Taiwan, R.O.C.
    TEL. +886-6-2087971FAX. +886-6-2089122
Copyright © 2025 Taiwan Semiconductor Research Institute, NIAR. All rights reserved. Facebook YouTube